JEDEC JESD75-6
September 11, 2020
No Comments
Click here to purchase
This standard defines device pinouts for 14-, 16-, 20-, and 24-lead logic functions. This pinout standard specifically applies to the conversion of DIP-packaged logic devices to PSO-N/PQFN packages logic devices. The purpose of this standard is to provide a pinout standard for 14-, 16-, 20-, and 24-lead logic devices offered in 14-, 16-, 20-, and 24-lead PSO-N/PQFN packages for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
Product Details
- Published:
- 03/01/2006
- Number of Pages:
- 11
- File Size:
- 1 file , 84 KB